

FIG. 1




FIG. 2




FIG. 3A

Uncompressed Instruction




Type I Compressed Instruction

FIG. 3B



Type II Compressed Instruction

FIG. 3C



Type III Compressed Instruction

FIG. 3D

DATA 58a




FIG. 4




FIG. 5

[from 4th floor up to 8th floor in main building from main entrance to 4th floor and then down to 1st floor]




FIG. 6

From Processor
To Memory

To Memory

From Memory

98

Memory Fetch Unit
136

Current Address
138

Buffer
112

DMA
126

Data Structure
Load Unit
124

Instruction Type Decoding Unit
114

DMA
126

SEL

Decompression
Sub-Engine #1
116

Decompression
Sub-Engine #2
118

Decompression
Sub-Engine #3
122

Address
Translation Unit
134

Multiplexer
128

16

16

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32

32




FIG. 8

000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000




FIG. 9

0000 0000 0000 0000 0000 0000 0000 0000




FIG. 10




FIG. 11

1000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000




FIG. 12




FIG. 13




FIG. 14




FIG. 15





FIG. 16A

342
344
346
348




FIG. 16B

Copyright © 2004 Pearson Education, Inc., publishing as Pearson Addison Wesley.

**Type I Compressed
Instruction**




FIG. 17

Type II Compressed Instruction




FIG. 18

Type III Compressed
Instruction




FIG. 19

depth and height are constant in time. Thus, the main memory access times are constant in time.




FIG. 20

116 234 236 62 72 76




FIG. 21

0000 0000 0000 0000 0000 0000 0000 0000




FIG. 22




FIG. 23




FIG. 24




FIG. 25

open drop open open open open open open
open drop open open open open open open
open drop open open open open open open




FIG. 26